Analysis of a Network Interface for an On-Chip Network Architecture

Byron Ojeda; Mayerly Saenz; Verónica Alulema; Darwin Alulema

doi:10.1007/978-3-031-24327-1_7

Analysis of a Network Interface for an On-Chip Network Architecture

Byron Ojeda, Mayerly Saenz, Verónica Alulema, Darwin Alulema

Producción científica: Capítulo del libro/informe/acta de congreso › Contribución de conferencia › revisión exhaustiva

Resumen

This document details a study on the Network Interface (Network on Chip), focused on performance parameters, by injecting traffic of diverse types, CBR traffic and multimedia traffic, which are the most used today. For this, a NIRGAM Network simulator is used as a tool, which has the necessary configuration parameters to obtain the performance, latency, and power values to analyse the proposal. The results show that performance is a parameter that can be optimized by increasing the flit and/or operating frequency value, but without neglecting the power consumption that it would generate.

Idioma original	Inglés
Título de la publicación alojada	Intelligent Technologies
Subtítulo de la publicación alojada	Design and Applications for Society - Proceedings of CITIS 2022
Editores	Vladimir Robles-Bykbaev, Josefa Mula, Gilberto Reynoso-Meza
Editorial	Springer Science and Business Media Deutschland GmbH
Páginas	72-80
Número de páginas	9
ISBN (versión impresa)	9783031243264
DOI	https://doi.org/10.1007/978-3-031-24327-1_7
Estado	Publicada - 2023
Publicado de forma externa	Sí
Evento	8th International Conference on Science, Technology and Innovation for Society, CITIS 2022 - Guayaquil, Ecuador Duración: 22 jun. 2022 → 24 jun. 2022

Serie de la publicación

Nombre	Lecture Notes in Networks and Systems
Volumen	607 LNNS
ISSN (versión impresa)	2367-3370
ISSN (versión digital)	2367-3389

Conferencia

Conferencia	8th International Conference on Science, Technology and Innovation for Society, CITIS 2022
País/Territorio	Ecuador
Ciudad	Guayaquil
Período	22/06/22 → 24/06/22

Nota bibliográfica

Publisher Copyright:
© 2023, The Author(s), under exclusive license to Springer Nature Switzerland AG.

Acceder al documento

10.1007/978-3-031-24327-1_7

Otros archivos y enlaces

Enlace a la publicación en Scopus

Citar esto

Ojeda, B., Saenz, M., Alulema, V., & Alulema, D. (2023). Analysis of a Network Interface for an On-Chip Network Architecture. En V. Robles-Bykbaev, J. Mula, & G. Reynoso-Meza (Eds.), Intelligent Technologies: Design and Applications for Society - Proceedings of CITIS 2022 (pp. 72-80). (Lecture Notes in Networks and Systems; Vol. 607 LNNS). Springer Science and Business Media Deutschland GmbH. https://doi.org/10.1007/978-3-031-24327-1_7

Ojeda, Byron ; Saenz, Mayerly ; Alulema, Verónica et al. / Analysis of a Network Interface for an On-Chip Network Architecture. Intelligent Technologies: Design and Applications for Society - Proceedings of CITIS 2022. editor / Vladimir Robles-Bykbaev ; Josefa Mula ; Gilberto Reynoso-Meza. Springer Science and Business Media Deutschland GmbH, 2023. pp. 72-80 (Lecture Notes in Networks and Systems).

@inproceedings{142f266c8b3d4659b5258f9669aee1fd,

title = "Analysis of a Network Interface for an On-Chip Network Architecture",

abstract = "This document details a study on the Network Interface (Network on Chip), focused on performance parameters, by injecting traffic of diverse types, CBR traffic and multimedia traffic, which are the most used today. For this, a NIRGAM Network simulator is used as a tool, which has the necessary configuration parameters to obtain the performance, latency, and power values to analyse the proposal. The results show that performance is a parameter that can be optimized by increasing the flit and/or operating frequency value, but without neglecting the power consumption that it would generate.",

keywords = "Field Programmable Gate Arrays (FPGA), Network on Chip (NOC), System on Chip (SoC)",

author = "Byron Ojeda and Mayerly Saenz and Ver{\'o}nica Alulema and Darwin Alulema",

note = "Publisher Copyright: {\textcopyright} 2023, The Author(s), under exclusive license to Springer Nature Switzerland AG.; 8th International Conference on Science, Technology and Innovation for Society, CITIS 2022 ; Conference date: 22-06-2022 Through 24-06-2022",

year = "2023",

doi = "10.1007/978-3-031-24327-1_7",

language = "English",

isbn = "9783031243264",

series = "Lecture Notes in Networks and Systems",

publisher = "Springer Science and Business Media Deutschland GmbH",

pages = "72--80",

editor = "Vladimir Robles-Bykbaev and Josefa Mula and Gilberto Reynoso-Meza",

booktitle = "Intelligent Technologies",

address = "Germany",

}

Ojeda, B, Saenz, M, Alulema, V & Alulema, D 2023, Analysis of a Network Interface for an On-Chip Network Architecture. En V Robles-Bykbaev, J Mula & G Reynoso-Meza (eds.), Intelligent Technologies: Design and Applications for Society - Proceedings of CITIS 2022. Lecture Notes in Networks and Systems, vol. 607 LNNS, Springer Science and Business Media Deutschland GmbH, pp. 72-80, 8th International Conference on Science, Technology and Innovation for Society, CITIS 2022, Guayaquil, Ecuador, 22/06/22. https://doi.org/10.1007/978-3-031-24327-1_7

Analysis of a Network Interface for an On-Chip Network Architecture. / Ojeda, Byron; Saenz, Mayerly; Alulema, Verónica et al.
Intelligent Technologies: Design and Applications for Society - Proceedings of CITIS 2022. ed. / Vladimir Robles-Bykbaev; Josefa Mula; Gilberto Reynoso-Meza. Springer Science and Business Media Deutschland GmbH, 2023. p. 72-80 (Lecture Notes in Networks and Systems; Vol. 607 LNNS).

Producción científica: Capítulo del libro/informe/acta de congreso › Contribución de conferencia › revisión exhaustiva

TY - GEN

T1 - Analysis of a Network Interface for an On-Chip Network Architecture

AU - Ojeda, Byron

AU - Saenz, Mayerly

AU - Alulema, Verónica

AU - Alulema, Darwin

PY - 2023

Y1 - 2023

N2 - This document details a study on the Network Interface (Network on Chip), focused on performance parameters, by injecting traffic of diverse types, CBR traffic and multimedia traffic, which are the most used today. For this, a NIRGAM Network simulator is used as a tool, which has the necessary configuration parameters to obtain the performance, latency, and power values to analyse the proposal. The results show that performance is a parameter that can be optimized by increasing the flit and/or operating frequency value, but without neglecting the power consumption that it would generate.

AB - This document details a study on the Network Interface (Network on Chip), focused on performance parameters, by injecting traffic of diverse types, CBR traffic and multimedia traffic, which are the most used today. For this, a NIRGAM Network simulator is used as a tool, which has the necessary configuration parameters to obtain the performance, latency, and power values to analyse the proposal. The results show that performance is a parameter that can be optimized by increasing the flit and/or operating frequency value, but without neglecting the power consumption that it would generate.

KW - Field Programmable Gate Arrays (FPGA)

KW - Network on Chip (NOC)

KW - System on Chip (SoC)

UR - http://www.scopus.com/inward/record.url?scp=85151048400&partnerID=8YFLogxK

U2 - 10.1007/978-3-031-24327-1_7

DO - 10.1007/978-3-031-24327-1_7

M3 - Conference contribution

AN - SCOPUS:85151048400

SN - 9783031243264

T3 - Lecture Notes in Networks and Systems

SP - 72

EP - 80

BT - Intelligent Technologies

A2 - Robles-Bykbaev, Vladimir

A2 - Mula, Josefa

A2 - Reynoso-Meza, Gilberto

PB - Springer Science and Business Media Deutschland GmbH

T2 - 8th International Conference on Science, Technology and Innovation for Society, CITIS 2022

Y2 - 22 June 2022 through 24 June 2022

ER -

Ojeda B, Saenz M, Alulema V, Alulema D. Analysis of a Network Interface for an On-Chip Network Architecture. En Robles-Bykbaev V, Mula J, Reynoso-Meza G, editores, Intelligent Technologies: Design and Applications for Society - Proceedings of CITIS 2022. Springer Science and Business Media Deutschland GmbH. 2023. p. 72-80. (Lecture Notes in Networks and Systems). doi: 10.1007/978-3-031-24327-1_7

Analysis of a Network Interface for an On-Chip Network Architecture

Resumen

Serie de la publicación

Conferencia

Nota bibliográfica

Acceder al documento

Otros archivos y enlaces

Huella

Citar esto