Design of Current Control Loop for Grid Connected Inverters Operating Under Nonideal Grid Conditions

Julio Viola, José Restrepo, José Manuel Aller, Flavio Quizhpi, Marco Fajardo

Producción científica: Contribución a una conferenciaDocumento

2 Citas (Scopus)

Resumen

© 2016 IEEE. A case study for designing the current control loop for single-phase inverters connected to weak grids is presented. The problems associated to the design of current control loop when highly distorted grid voltages are present and LCL filters are used to couple the inverters to the grid, are analyzed. Fourier coefficients decomposition is used to obtain an ahead-of-time version for the nonideal voltage signal which allows to compensate the current control loop delay. Also the relevance of a nonideal characteristic of the inverter as the dead-time effect on the shape of the controlled current is analyzed and compensated.
Idioma originalInglés
Páginas29-34
Número de páginas6
DOI
EstadoPublicada - 28 abr. 2016
Evento9th Annual IEEE Green Technologies Conference - Denver, Estados Unidos
Duración: 29 mar. 201731 mar. 2017

Conferencia

Conferencia9th Annual IEEE Green Technologies Conference
País/TerritorioEstados Unidos
CiudadDenver
Período29/03/1731/03/17

Huella

Profundice en los temas de investigación de 'Design of Current Control Loop for Grid Connected Inverters Operating Under Nonideal Grid Conditions'. En conjunto forman una huella única.

Citar esto