DC voltage estimation methods for multilevel converter operating with reduced number of sensors

Julio Viola; Erick Baethge; Alberto Berzoy; José Restrepo; Flavio Quizhpi

doi:10.1109/LASCAS.2014.6820249

DC voltage estimation methods for multilevel converter operating with reduced number of sensors

Julio Viola, Erick Baethge, Alberto Berzoy, José Restrepo, Flavio Quizhpi

Grupo de Investigación en Energías (GIE)

Producción científica: Contribución a una conferencia › Documento

2 Citas (Scopus)

Resumen

Two methods for the estimation of the DC voltages in the capacitors associated to the DC buses in a cascaded multilevel converter topology are analyzed. To reduce the number of voltage sensors, available information from inductor currents and line voltage sensors is used as input to a discrete time model of the converter. Additionally, information from the switching state of each converter's cell is used allowing an estimation of voltages in each capacitor. Both methods are developed, implemented and simulated for a 9 level three-phase cascaded multilevel converter when it is operated as a controlled rectifier at unity power factor. The analyzed methods have low computational cost allowing its implementation in real time. © 2014 IEEE.

Idioma original	Inglés
DOI	https://doi.org/10.1109/LASCAS.2014.6820249
Estado	Publicada - 1 ene. 2014
Evento	2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings - Duración: 1 ene. 2014 → …

Conferencia

Conferencia	2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings
Período	1/01/14 → …

Acceder al documento

10.1109/LASCAS.2014.6820249

Otros archivos y enlaces

Citar esto

@conference{ea06591892804bc799c9601eb3819d71,

title = "DC voltage estimation methods for multilevel converter operating with reduced number of sensors",

abstract = "Two methods for the estimation of the DC voltages in the capacitors associated to the DC buses in a cascaded multilevel converter topology are analyzed. To reduce the number of voltage sensors, available information from inductor currents and line voltage sensors is used as input to a discrete time model of the converter. Additionally, information from the switching state of each converter's cell is used allowing an estimation of voltages in each capacitor. Both methods are developed, implemented and simulated for a 9 level three-phase cascaded multilevel converter when it is operated as a controlled rectifier at unity power factor. The analyzed methods have low computational cost allowing its implementation in real time. {\textcopyright} 2014 IEEE.",

author = "Julio Viola and Erick Baethge and Alberto Berzoy and Jos{\'e} Restrepo and Flavio Quizhpi",

year = "2014",

month = jan,

day = "1",

doi = "10.1109/LASCAS.2014.6820249",

language = "English",

note = "2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings ; Conference date: 01-01-2014",

}

TY - CONF

T1 - DC voltage estimation methods for multilevel converter operating with reduced number of sensors

AU - Viola, Julio

AU - Baethge, Erick

AU - Berzoy, Alberto

AU - Restrepo, José

AU - Quizhpi, Flavio

PY - 2014/1/1

Y1 - 2014/1/1

N2 - Two methods for the estimation of the DC voltages in the capacitors associated to the DC buses in a cascaded multilevel converter topology are analyzed. To reduce the number of voltage sensors, available information from inductor currents and line voltage sensors is used as input to a discrete time model of the converter. Additionally, information from the switching state of each converter's cell is used allowing an estimation of voltages in each capacitor. Both methods are developed, implemented and simulated for a 9 level three-phase cascaded multilevel converter when it is operated as a controlled rectifier at unity power factor. The analyzed methods have low computational cost allowing its implementation in real time. © 2014 IEEE.

AB - Two methods for the estimation of the DC voltages in the capacitors associated to the DC buses in a cascaded multilevel converter topology are analyzed. To reduce the number of voltage sensors, available information from inductor currents and line voltage sensors is used as input to a discrete time model of the converter. Additionally, information from the switching state of each converter's cell is used allowing an estimation of voltages in each capacitor. Both methods are developed, implemented and simulated for a 9 level three-phase cascaded multilevel converter when it is operated as a controlled rectifier at unity power factor. The analyzed methods have low computational cost allowing its implementation in real time. © 2014 IEEE.

UR - https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84904562681&origin=inward

UR - https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84904562681&origin=inward

U2 - 10.1109/LASCAS.2014.6820249

DO - 10.1109/LASCAS.2014.6820249

M3 - Paper

T2 - 2014 IEEE 5th Latin American Symposium on Circuits and Systems, LASCAS 2014 - Conference Proceedings

Y2 - 1 January 2014

ER -

DC voltage estimation methods for multilevel converter operating with reduced number of sensors

Resumen

Conferencia

Acceder al documento

Otros archivos y enlaces

Huella

Citar esto