Skip to main navigation Skip to search Skip to main content

Implementation and Comparison of a Fast Shape Recognition Algorithm using Different FPGA Platforms

  • Andre Borja
  • , Guillaume Varengues
  • , Luis Miguel Procel
  • , Lionel Trojman
  • , German Arevalo
  • , Daniel Cardenas

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In the present work, we implement and compare a fast shape recognition algorithm in two FPGA platforms: ZYBO and VIRTEX-5. We successfully implement our algorithm for several image resolutions in both hardware. We have found that VIRTEX-5 provides 14-19% faster processing than ZYBO, making it ideal for real time execution and higher resolution algorithms for computer vision, however, this comes at a cost of 8-10% more power consumption with respect to ZYBO platform. These results show that both platforms are good candidates for implementing this kind of algorithms depending on the focus of the hardware: performance or power saving.

Original languageEnglish
Title of host publication2019 IEEE 4th Ecuador Technical Chapters Meeting, ETCM 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728137643
DOIs
StatePublished - Nov 2019
Event4th IEEE Ecuador Technical Chapters Meeting, ETCM 2019 - Guayaquil, Ecuador
Duration: 13 Nov 201915 Nov 2019

Publication series

Name2019 IEEE 4th Ecuador Technical Chapters Meeting, ETCM 2019

Conference

Conference4th IEEE Ecuador Technical Chapters Meeting, ETCM 2019
Country/TerritoryEcuador
CityGuayaquil
Period13/11/1915/11/19

Bibliographical note

Publisher Copyright:
© 2019 IEEE.

Keywords

  • computer vison
  • FPGA
  • HDL
  • shape recognition

Cite this